Description: 一个关于以太网MAC核和介质无关接口的原代码,希望对大家有帮助!-an Ethernet MAC on the nuclear medium and unrelated to the original interface code, we want to help! Platform: |
Size: 61440 |
Author:王平 |
Hits:
Description: verilog实现的异步UART代码,包括发送模块、接收模块,波特率可配置,另附PC机的c代码-Verilog realize asynchronous UART code, including the transmission module, receiver module, the baud rate can be configured, an additional PC-c code Platform: |
Size: 38912 |
Author: |
Hits:
Description: Verilog 编写的网卡DM9000A的IP核,altera公司寄的DE2系统中的源程序核-Verilog prepared DM9000A the IP core network card, altera company sent DE2 System source of nuclear Platform: |
Size: 16384 |
Author:zhyy |
Hits:
Description: verilog控制以太网发送程序的实现,用于控制以太网发送-verilog control program for sending Ethernet implementation, used to control the Ethernet to send Platform: |
Size: 4096 |
Author:李振华 |
Hits:
Description: 用verilog编写实现的以太网控制器(MAC)源码,解压后用ISE打开工程即可。-Prepared using verilog implementation Ethernet Controller (MAC) source code, open the project after decompression can be used ISE. Platform: |
Size: 142336 |
Author:陈阳 |
Hits:
Description: 使用Verilog语言在FPGA平台上控制Ethernet上数据的发送与接收-FPGA realization using Verilog to control transmitting and receiving data over Ethernet Platform: |
Size: 6144 |
Author:白宇 |
Hits:
Description: FPGA控制DM9000A进行以太网数据收发的Verilog实现-FPGA control DM9000A for Verilog realization of Ethernet data sent and received Platform: |
Size: 2658304 |
Author:qmy |
Hits:
Description: Verilog TUTORIAL for beginners. We had earlier published a Verilog tutorial that made use of the Xilinx ISE Simulator. Platform: |
Size: 1093632 |
Author:kimluan |
Hits: